circuitnet
Sponsor
AI-Technology-Inc

AEC Grade-0 and MSL Level-1 Conductive Paste & Film Adhesives
240° Tg and ultra-high thermal stability for AEC Grade-0 applications. Proven rapid and snap curing die-attach paste for ultimate productivity.
AI Technology, Inc.
Glenbrook-Technologies
Sponsor
Master-Bond

Optically Clear Nanosilica Filled Epoxy
Master Bond EP4NS-80 is a low viscosity epoxy for bonding and sealing that possesses excellent dimensional stability, low CTE and minimal shrinkage upon curing.
Master Bond
Ask the Experts
INDEX
ASK
PANEL
JOIN
COMMENT
SEARCH
February 15, 2012 - Updated
February 5, 2012 - Originally Posted

Acceptance Criteria for D-Pak Components



Acceptance Criteria for D-Pak Components
We are not sure about the acceptance criteria for D-Pak components whether end overhang is permitted or not. Is there a specific reference? Is this covered in IPC-A-610?

J.O.

Expert Panel Responses

The D-PAK iscovered in the IPC-A-610E in section 8.3.14 on page 8-94, "Components withBottom Thermal Plane Terminations". It is also covered in previous revisions ofthe IPC-A-610. The criteriafor end over hand is "No Overhang" for all three classes. For the fullcriteria, the IPC-A-610E is available through the webstore.

image
Kris Roberson
Manager of Assembly Technology
IPC
Kris Roberson has experience as a machine operator, machine and engineering technician and process engineer for companies including Motorola, and US Robotics. Kris is certified as an Master Instructor in IPC-7711 / 7721, IPC A-610 and IPC J-STD 001.

Reference IPC-A-610 Page8-95, Section 8.3.14 Components with Bottom Thermal Plane Terminations. The End overhang of thermalplane is not allowed; check the second bullet in the Defect Class 1, 2, 3section. Keep in mind that the endface of the of the thermal plane may not be solderable due to the constructionof the device, so the solder joint would be on the bottom of the terminationonly as shown on figure 8-175 on page 8-94. Hopethis is useful.

image
Leo Lambert
Vice President, Technical Director
EPTAC Corporation
At EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee.
Submit A Comment

Comments are reviewed prior to posting. You must include your full name to have your comments posted. We will not post your email address.

Your Name


Your Company
Your E-mail


Your Country
Your Comments



Free Newsletter Subscription
Circuitnet is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address

Sponsor
kyzen

Is My PCB Wash Concentration in Check
Evaluating wash concentration levels through varying testing methods can potentially save process time, reduce overall process costs, and increase cleaning efficacy on PBCs. Read more.
KYZEN
Advanced-Interconnections