We search for industry news, so you don't need to.
Press Release Index

October 8, 2015
ASSET ensures IJTAG IP re-use through interoperability with Cadence
ASSET and Cadence IJTAG interoperability ensures IP re-use for advanced SoC and system diagnostics

Product demos at International Test Conference show growth of ecosystem for IJTAG embedded instrumentation standard

Anaheim, CA, International Test Conference Booth 110 (October 6, 2015) -- At the International Test Conference (ITC) here this week, ASSET® InterTech (www.asset-intertech.com), a leading supplier of software and hardware debug, validation and test tools, and Cadence Design Systems Inc. (www.cadence.com) are demonstrating the interoperability of their IEEE 1687 Internal JTAG (IJTAG) tools, which enable the re-use of embedded intellectual property (IP) both internally on chips and externally onto system boards.

The key value of the IJTAG embedded instrumentation standard is the use of embedded IP in chips to debug, characterize and validate the internal operations of the devices themselves and then re-use this same IP to drive validation and structural tests externally from the host chip onto the circuit board for advanced system diagnostics.

"Several shared customers motivated our two companies to demonstrate the interoperability of our tools," said Tim Caffee, ASSET's vice president of design validation and test. "Both chip and system-level DFx engineers have found tremendous value in the ability to re-use embedded instruments and move back and forth diagnosing both chip operations and system performance. Plus the re-use of instruments already present in silicon holds great value for chips, systems and products throughout every phase of their lifecycles. We're very glad Cadence has joined the growing ecosystem of IJTAG tools."

ASSET's ScanWorks® IJTAG tool complements the Cadence® Encounter® Test tool's ability to insert various types of IJTAG-compatible IP into silicon. Internally to the chip, this IP might monitor operating parameters or confirm the functionality of the device. Externally from the chip, embedded IJTAG IP could be re-used to drive data across serdes buses for performance testing or to analyze the system's operating margins. Another example would be a logic built-in self-test (BIST) controller that acts as an embedded instrument for validating internal digital logic. It could then be accessed from the circuit board to retest the logic within the chip.

"The Encounter Test tool delivers a comprehensive design for test (DFT) and automated test pattern generation (ATPG) solution for today's complex ICs and SoC designs," said Paul Cunningham, vice president of research and development in the Digital and Signoff Group at Cadence. "As chips and, particularly, SoCs, have become more complex, embedded JTAG-accessible instruments are taking on a greater role in characterizing the internal operations of these devices. The interoperability between the Encounter Test tool and ASSET ScanWorks allows our mutual customers to re-use the IP for external debug, validation and test, which increases the value of the IJTAG IP."

About ASSET InterTech

ASSET InterTech (www.asset-intertech.com) is a leading supplier of tools to debug, validate and test software and hardware. The company's SourcePoint™ software debug and trace platform and ScanWorks® platform for embedded instruments work in tandem to give engineers real insight from code to silicon. SourcePoint is a best-in-class, powerful debugger that includes advanced trace tools to gather data from code and quickly debug complex embedded software systems. ScanWorks controls instruments embedded in chips to test and validate chips and circuit boards. Together they empower engineers with tools and technology for the entire life-cycle of a system, beginning with software and hardware development, on to design validation, through software/hardware integration, and eventually testing the product in manufacturing and field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Follow us on:
Facebook: https://www.facebook.com/ASSETInterTech
LinkedIn: http://www.linkedin.com/company/asset-intertech-inc.
Twitter: https://twitter.com/ASSETInterTech
You Tube: http://www.youtube.com/ASSETInterTech
Our blog -- Test Data Out: http://blog.asset-intertech.com/
ASSET InterTech

More Information

July 8, 2020
ASSET's ISO 9000 certification ensures quality of ScanWorks, SourcePoint
Culminating a year-long review, ASSET InterTech has been awarded an ISO-9001 certificate by the International Standards Organization, a global body comprised ...

June 26, 2020
ScanWorks streamlines interconnect testing of chiplets multi-die packages
An enhanced version of ASSET's ScanWorks platform of hardware debug, validation and test tools can quickly test chiplet interconnects in multi-die packages and accelerate flash programming.

October 30, 2019
ASSET ScanWorks fast flash programming now available on Microsemi FPGAs
Support for Microsemi FPGAs and SoCs on ASSET's ScanWorks can accelerate programming times approaching 100x for SPI flash memory devices, so inline programming won’t disrupt the assembly line.

September 18, 2019
Silicon Review names ASSET one of 50 Most Trustworthy technology companies
Silicon Review Magazine named ASSET InterTech one of the 50 Most Trustworthy Companies for 2019. “We’ve always been about delivering extreme value,” said Glenn Woppman, CEO.

August 9, 2019
New ScanWorks Ethernet controller has faster test clock, expanded memory
New Ethernet controller for ASSET InterTech’s ScanWorks® platform programs larger data images and process test operations faster. The RIC-1400 has a faster ...

December 7, 2018
DDR4 memory can be quickly tested with ASSET InterTech's ScanWorks
Engineers designing with DDR4 memory can quickly test for shorts and opens on interconnects with the boundary scan test tools of ASSET InterTechs ScanWorks® platform for fast test®...

October 17, 2018
ASSET's Fast test and programming tools for Xilinx Zynq UltraScale+ systems
Faster test and programming tools from ASSET® InterTech accelerate development and production of designs based on Xilinx Zynq UltraScale+ Multiprocessor SoCs (MPSoC).

September 20, 2018
ASSET's fast test and programming tools for NXP i.MX6 designs
ASSET InterTech ScanWorks tools for fast test and programming take advantage of an agent running in on-chip memory to accelerate development and production for designs based on i.MX 6 chips from NXP.

August 13, 2018
ASSET's fast test and programming tools for Xilinx Zynq-7000 SoC systems
Fast test and programming tools from ASSET InterTech will accelerate development and production cycles for Xilinx Zynq®-7000 SoCs designs. An agent is placed in on-chip memory of an Arm core.

January 19, 2017
Circuit Check,ASSET InterTech collaborate on boundary-scan test solutions
Circuit Check (CCI) will collaborate with ASSET InterTech to more closely integrate ScanWorks boundary-scan test tools with CCI's 1000 Series Configurable ATE and CCI 6000 Series Rotary Handler.