Study of Interconnection Process for Fine Pitch Flip Chip

Minjae Lee, Min Yoo, Jihee Lee, Seungki Lee, Jaedong Kim, Choonheung Lee, Daebyoung Kang, Curtis Zwenger, Robert Lanzone
Research and Development Center, Amkor Technology Korea Inc., 280-8, 2-ga, Sungsu-dong, Sundong-gu, Seoul 133-706, Korea
Amkor Technology Inc., 1900 South Price Road, Chandler, AZ 85248
E-mail: mjlee@amkor.co.kr
Telephone: +82-2-460-5693
Fax: +82-505-460-5968

Abstract
Today, flip chip technology is a main stream of interconnection in microelectronic packaging and market forces continue to drive toward finer pitch interconnections. In this paper, fine pitch flip chip (FPFC) interconnection technology (i.e., less than 60um pitch) will be described. Two types of 50um pitch bump (Au stud & Cu pillar) will be evaluated and two different flip-chip (FC) bonding methods will be studied. Package structures of bare die flip-chip CSP (chip scale package) and also over molded version will be studied for reliability performance and volume assembly fit. For characterization, structure analysis will be performed at each reliability read point. Finally this paper will conclude by identifying the most robust bonding method for the FPFC devices.

Introduction
Fine pitch flip chip (FPFC) packaging (i.e., less than 60um pitch) is an emerging technology for high speed portable devices, such as application processors in mobile phone and image processors in digital cameras, to meet the demands for both smaller form factors and lower cost products. A key advantage for FPFC devices is they do not need a redistribution layer (RDL) on the wafer. Therefore, current die design and manufacturing infrastructures may be used. This enables peripheral inline pitch die to be applied directly to flip chip applications. Fig. 1 shows standard FPFC package configuration. And a variety of applications is shown in Fig. 2.

Package outline Fine pitch inline bumps

Interconnection X-ray image

However, due to the very fine pitch, the solder bump stand-off height must be very shallow or solder shorts may occur. To address this issue, Au stud and Cu pillar bumps are being considered for fine pitch applications to allow enough stand-off height for robust package reliability. Due to their extremely small size, these fine pitch interconnects are very fragile at the bump joint area. They are vulnerable to joint failure due to the stresses encountered during package and PWB assembly, created by the thermal mismatch between the die and the organic substrate. In this paper, two types of flip chip bonding processes using both Au stud and Cu pillar bumps will be evaluated for package characterization and reliability. The first bonding process is thermo-compression bonding with NCP (non-conductive paste) which simultaneously encapsulates the bumps and protects the vulnerable die interconnect. The second type is mass reflow with capillary underfill (CUF), which is widely used for current standard pitch flip chip applications (i.e., greater than 150um pitch). Process characterization will be evaluated by cross-section, x-ray, acoustic imaging (SAT), and open/short testing. This will be followed by package reliability testing using JEDEC MRT Level 3 preconditioning, TCB (1000cycles), HAST (96hrs), and HTS (1000hrs). Finally we will conclude and discuss the most robust FPFC bonding method for volume manufacturing.

Test vehicles
In this paper, two types of 50um pitch micro bump technologies will be used. The first one is Au stud bump which is cone shape formed by conventional gold wire ball bonding technology on the Al pad and the other type is Cu pillar bump which is comprised of Cu post and Sn/Ag cap formed by electroplating at wafer level. Fig. 3 shows both
bump images and Table 1 shows merit & demerit of each bump technology.

![Figure 3: 50um pitch micro bumps](image)

<table>
<thead>
<tr>
<th>Au stud bump</th>
<th>Cu pillar bump</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial bumping process</td>
<td>Parallel bumping process (wafer level bumping)</td>
</tr>
<tr>
<td>Cost effective for low pin counts</td>
<td>Cost effective for high pin counts</td>
</tr>
<tr>
<td>Better solder wetability without flux material</td>
<td>Need flux material for good wetting</td>
</tr>
<tr>
<td>Fast IMC growth rate for Au-Sn</td>
<td>Relatively slow IMC growth rate compared to Au-Sn</td>
</tr>
<tr>
<td>Wider process range for FC bonding force due to gold ductility</td>
<td>Relatively sensitive for FC bonding force variance</td>
</tr>
</tbody>
</table>

Table 1: Au stud vs. Cu pillar

The package test vehicle for this study is a 13mm x 13mm body size, 1.0mm max. height with 320 BGAs at 0.5mm pitch. The Amkor FC test die dimension is 7.62mm x 7.62mm with 0.10mm Si thickness. Die is capable of open-short testing in daisy-chain configuration and bump count is 420 peripheral bumps in 50um inline pitch. The substrate is a 4-layer 1-2-1 high-density design and with 25/25um line/space and 200um via land size in 0.30mm total thickness. With these test vehicles, encapsulation material between die and substrate will be decided per the FC bonding method. Non-conductive-paste (NCP) will be used for thermo-compression (TC) bonding and capillary underfill (CUF) will be used for mass reflow (MR) process. The evaluation test matrix is described in Table 2.

<table>
<thead>
<tr>
<th>Leg</th>
<th>Bump</th>
<th>Bonding method</th>
<th>Sample size</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Au stud</td>
<td>TC + NCP</td>
<td>66</td>
</tr>
<tr>
<td>2</td>
<td>Cu pillar</td>
<td>TC + NCP</td>
<td>66</td>
</tr>
<tr>
<td>3</td>
<td>Cu pillar</td>
<td>MR + CUF</td>
<td>66</td>
</tr>
</tbody>
</table>

Table 2: Evaluation test matrix

Interconnection process flow

Before the flip chip bonding processes, wafer level bumping is completed, followed by wafer thinning. The substrates are prebaked to remove volatile compounds and moisture. Figure 4 shows the interconnect process flow for the TC+NCP legs, NCP is pre-dispensed and then TC bonding using a proper heating profile and compression. The key features of the TC+NCP process are; control of bonding force and temperature profiles to simultaneously get robust FC interconnect shape and void-free NCP coverage. NCP selection is important to address above requirements and package reliability. Therefore NCP material selection and property control is critical before starting assembly. For example, the Tg, CTE1, CTE2 and modulus influence package long-term reliability performance such as Temp-Cycle life. Flip chip workability in high speed TC bonding can be controlled by NCP viscosity and cure speed. This paper briefly describes how NCP properties affect package quality.

![Figure 4: TC + NCP process flow](image)

Figure 4: TC + NCP process flow

![Figure 5: NCP tiny voiding comparison](image)

Fig. 5 shows a comparison of very tiny voiding near bump edges. NCP-1 showed many tiny voids but there is no voiding seen with NCP-2 in this study. Both FC bonding parameters and material property control can impact voiding.

![Figure 5: NCP tiny voiding comparison](image)

![Figure 6: SAT images after MRT L3](image)

Figure 6: SAT images after MRT L3

721 2009 Electronic Components and Technology Conference
Fig. 6 shows that NCP selection and control are key to MRT performance. NCP-1 passed MRT L3@260°C condition without delamination. Normally bare die flip chip packages with NCP easily survive JEDEC MRT L3 condition but overmolded flip chip structures show more challenges to pass the same MRT condition. It was found that NCP adhesion property is deeply related to pass or fail in MRT conditions. Fig. 7 shows adhesion results measured by button shear testing. Therefore, we conclude that higher adhesion strength is better for MRT reliability performance.

The other process flow, MR+CUF is the same as a conventional flip chip attachment process, commonly referred to as “C4 interconnection”. Nowadays the C4 technology is being widely used for CPU applications in PC and Games but area array bump pitch is normally over 150um. In the case of very fine pitch (i.e., 50um) with solder bumps, it is expected that there may be unstable stand-off height, non-wet bumps and bump short failures. Therefore either Au stud or Cu pillar bumps should be used to secure stable stand-off height and prevent bump short problems. In this study, Au stud bump with a mass-reflow process was not evaluated because experience shows bump cracks can easily occur due to the brittleness of Au-Sn intermetallic compound, as shown in Fig. 8.

**Process Characterization**

To confirm assembly characterization, x-section, x-ray, SAT and electrical open/short test were done before staring the reliability tests.

X-section is shown in Fig. 9. Through this inspection, overall joint shape, bump wetability, and misalignment can be confirmed. As a result, abnormal joints were not found but there were some tiny NCP filler entrainment between bump and substrate bump pads. It will be revealed that the trapped filler affect electrical test failure seriously.

<table>
<thead>
<tr>
<th>Leg 1: Au stud</th>
<th>Leg 2: Cu pillar</th>
<th>Leg 3: Cu pillar</th>
</tr>
</thead>
<tbody>
<tr>
<td>TC+NCP</td>
<td>TC+NCP</td>
<td>MR+CUF</td>
</tr>
</tbody>
</table>

**Figure 7: Adhesion strength of NCP on die**

**Figure 8: Typical bump crack at Au-Sn layer**

Leg 3 process flow is as follows. First, flux is applied on either chip or substrate, and then the die is placed on the substrate by using conventional flip chip bonding. The solder joints are made simultaneously by mass reflow process, and plasma treatment is performed, followed by underfill application. Finally underfill is cured.

**Figure 9: X-section view of bumps**

Through the X-ray inspection, there was not any specific misalignment problem for all bonding processes. Fig. 10 shows good accuracy shape of the MR+CUF process.

SAT check for voiding is very important to have reliable package performance. Since it is very fine bump pitch, very high resolution SAT machine should be required to detect micro bump to bump void which can possibly cause electrical short failure during reliability test. Through the fine SAT, there was no specific voiding in Fig. 11.

**Figure 10: X-ray inspection for MR+CUF process**
Reliability Test

Packages were tested with JEDEC moisture Sensitivity Level 3 (MSL3) (30°C/60%RH, 192hrs) with 3X, 260°C peak reflow. After this preconditioning, additionally three kinds of long term reliability testing, i.e., temperature cycle (T/C) test (-55/+125°C, 1000cycle), and high temperature storage (HTS) life testing (150°C, 1000hrs), highly accelerated temperature humidity stress test (HAST) (130°C/85%RH, 96hrs) were performed. At all read out points, electrical open/short testing was done with pass criteria of less than 10% resistance rise compared to time-zero values. Scanning acoustic microscopy (SAT) was used to inspect package delamination after all reliability tests.

Table 3 shows final reliability results. All three legs of flip chip process passed all conditions without failure.

<table>
<thead>
<tr>
<th>Leg</th>
<th>Precondition</th>
<th>HAST96</th>
<th>TC1000</th>
<th>HTS1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0/66</td>
<td>0/22</td>
<td>0/22</td>
<td>0/22</td>
</tr>
<tr>
<td>2</td>
<td>0/66</td>
<td>0/22</td>
<td>0/22</td>
<td>0/22</td>
</tr>
<tr>
<td>3</td>
<td>0/66</td>
<td>0/22</td>
<td>0/22</td>
<td>0/22</td>
</tr>
</tbody>
</table>

Table 3: Final reliability result. Reject/Sample Size

Conclusions

We have completed feasibility study for fine pitch flip chip bonding methods, using 50um peripheral inline bump pitch. We applied two types of fine pitch bumping and tested three kinds of flip chip bonding process. Through this interconnection study, we have developed flexible FPFC process solutions for both bump types. With regard to Au stud bumps, we validated that TC+NCP is a robust process. For Cu pillar bumps, we achieved good results for both TC+NCP and MR+CUF process flows. To get reliable package performance, good bump shape control and good bump encapsulation with NCP underfill for the TC+NCP process, heating profile and bonding force control are important and NCP material property is important to reliability performance. Even when tiny NCP filler entrapment was seen, we verified that there was no problem to pass package reliability requirements. Also in this study, we achieved outstanding results with a mass reflow process and capillary underfill for a robust interconnection method.

Future work planned with fine pitch FC interconnection will address new packaging challenges including TSV (Through Silicon Via) interconnection technologies. Here tighter bump profiles in very thin die (i.e., 50um Si thickness) can create challenges for FPFC attach to substrates as well as in chip to chip stacking. For TSV applications, we anticipate evaluating 4 die and 8 die stacks. We expect one challenge is how best to control bonding height and material volume with high density multiple thin die based TSV interconnect stacks.

References