Circuitnet Logo
   We search for industry news, so you don't need to.
February 8, 2012
Circulation Over 51,000
Ask the Experts Index
You submit the questions, our Panel of Experts submit the answers.
Questions  I   Submit a Question  I   Experts Panel  I   Join the Panel
June 17, 2009

Solder Joint Void Limit for BGA Components

What is a reject limit for BGA component solder joint voids in lead free class 2 circuit board assemblies?

What can we do to reduce voids in our lead free BGA components?

C. K.

Experts Comments

Solder joint void limit for BGA components is 12.25 % area for lead free class 2 circuit board assemblies. Most of the voids come from out gassing of the chemicals in the flux. To reduce voids change the chemicals in the formulations that create the out gassing.

image
Mike Scimeca
President
FCT Assembly
Mike Scimeca created FCT Assembly after the purchase of Fine Line Stencil, Inc., and consists of two major operations: stencil manufacturing and the manufacturing of electronic assembly products such as solder paste, flux and solder bar.

The void requirement is that the sum of all of the voids cannot equal more than 25% of the cross-sectional area of the solder joint. Anything higher than 25% should result in a reject.

Voids can be impacted by several factors. In many cases, a modification of the reflow profile can reduce voids significantly. The targeted profile for minimizing voiding would be a long, high soak and a lower peak temperature.

The long, high soak temperature is particularly critical to provide sufficient time for the volatiles in the paste flux to evaporate prior to reflow.

We have also learned that differences in paste characteristics can drive differences in voiding behavior.

If you are experiencing a significant void rate even if with an optimized profile, an evaluation of other paste products may be beneficial.

image
Brian Smith
General Manager - Electronic Assembly Americas
DEK
Mr. Smith has been supporting customers in the electronics assembly industry since 1994. His expertise is focused on solder paste printing and reducing soldering defects. He holds a BS in Chemical Engineering and an MBA in Marketing. He has authored several papers in trade magazines and at industry conferences. He is an SMTA Certified Process Engineer.
Additional Comments
No additional comments have been submitted.

Submit a comment - Add to the discussion.

Your Name
Your Email
Company
Country
Comment
  All comments are reviewed prior to posting. We will only post a comment that includes a name and company. You will receive an email if your comments are posted.
 
Home  |  About Us  |  Advertising  |  Advertising Rates  |  Ask the Experts  |  Calendar  |  Contact Us  |  Free Subscription
Industry Forums  |  Exclusives  |  Letters  |  News  |  Press Releases  |  Viewpoint  |  White Papers

Search Category       Search Term   
To search a phrase, place it in quotes.
We search for industry news so you don't need to.

Circuitnet LLC, 22 Parkridge Road, Haverhill, MA 01835 USA
Copyright © 2012 Circuitnet.    All rights reserved.
Jeff Ferry, Publisher  | Ken Cavallaro, Business Manager

Semiconductor Packaging News - Semiconductor and advanced packaging news and information.