Circuitnet Logo
We search for industry news, so you don't need to.
May 6, 2015
Circulation Over 51,000
Ask the Experts Index
You submit the questions, our Panel of Experts submit the answers.
Questions  I   Submit a Question  I   Experts Panel  I   Join the Panel
Recommended lead to hole ratio
What is the proper minimum gap between a round conductor lead and a PCB hole that will allow for a proper solder fill?

The circuit board is .062 inches thick and double-sided.
D. P.

Experts Comments

The lead to hole ratio has to consider the methodology of component insertion and whether or not intrusive reflow or pin in hole technology will be used. Additionally one must also consider whether the process is a lead-free process or a leaded process.

All of these must be taken into consideration during the design of the product. Lead-Free solder does not wet the surfaces as easily as the tin/lead solder, therefore more heat, both in solder pot temperature and top side preheat, is necessary to allow the solder to flow up into the plated through hole.

The rule of thumb for plated though hole filling is the hole needs to be .008 to .020 larger than the lead. The larger hole size was determined by the accuracy of the placement equipment and the accuracy of the board drilling operation.

The combination of the two tolerances typically led to finished component hole sizes to be approximately .038" in diameter. Smaller hole sizes can be used for components which are going to be manually inserted. If the component lead is rectangular then use the diagonal of the lead as the largest dimension, and the hole can be sized accordingly.

In all cases the leads must protrude the bottom side of the circuit board to break the surface tension of the solder allowing the solder to flow up into the plated through hole through capillary action and fill the hole to meet the requirements of IPC- A-610

Leo Lambert
Vice President, Technical Director
EPTAC Corporation
At EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee.

In a study on "Lead Free Intrusive Reflow," SMT Magazine Nov and Dec 2007, we found that a pin to hole ratio much less than .6 resulted in voiding.

Bill Coleman
Vice President Technology
Photo Stencil
For over 18 years, Dr. Coleman has been the vice president of technology for Photo Stencil, working closely with customers to understand their printing requirements. His efforts have resulted in several new stencil products.

For consideration of a good solder joint, you will need to consider the following.

Solder Finish,Component Lead Mass, Auto or Manual Insertion, Soldering Method (Wave/Paste-in-hole/Soldering Iron/Preheater), Thermal Vents in Artworkand Solder used.

Assuming you areWave solderingandhave a 63/37 Lead and HaSL finish, this would be a robust system. We have seen good solder joint with adiametrical differencegap of .007 - .015

When using RoHS solders, they don't wet and follow heat as well. Therefore we depend on capillary action more, and this requires the gap above to be minimal. We target a .005 Minand .010Diametric gap.

Rodney Miller
Capital Equipment Operations Manager
Specialty Coating Systems
Rodney is currently Operations manager at SCS coatings, Global Leader in Parylene and Liquid Coating equipment. Rodney applies his BS in Computer Integrated Manufacturing from Purdue University, along with 20+ years of Electronic manufacturing and Equipment Assembly, to direct the Equipment business at SCS Coatings. "We provide unique, value added coating equipment solutions for our customers". Including conformal, spin and Parylene coating expertise.

Refer to the Industry Standard for Printed Board Design (IPC-2221). It specifies through hole component pads, holes, and hole to lead clearances.

Mitch DeCaire
Sales Manager (Americas)
Cogiscan, Inc.
Mitch DeCaire, Sales Manager at Cogiscan, has served the electronics manufacturing industry since 1989. His prior experiences include process engineering, business development, and engineering management roles with Nortel Networks, Vansco Electronics, Universal Instruments and Siemens.
Submit a comment - Add to the discussion.

Your Name
Your Email
  All comments are reviewed prior to posting. We will only post a comment that includes a name and company. You will receive an email if your comments are posted.
Please type the number displayed into the box. If you attempt to submit information and receive an error, you may need to refresh the page and insert the information again.
Home  |  About Us  |  Advertising  |  Advertising Rates  |  Ask the Experts  |  Calendar  |  Contact Us
Free Subscription  |  Exclusives  |  News  |  Press Releases  |  Search  |  Viewpoint  |  White Papers

We search for industry news so you don't need to.

Circuitnet LLC, 22 Parkridge Road, Haverhill, MA 01835 USA
Copyright © Circuitnet.    All rights reserved.
Jeff Ferry, Publisher  | Ken Cavallaro, Editor / Business Manager

Visit Semiconductor Packaging News for the latest advanced packaging news and information.