Circuitnet Logo
   We search for industry news, so you don't need to.
February 10, 2012
Circulation Over 51,000
Ask the Experts Index
You submit the questions, our Panel of Experts submit the answers.
Questions  I   Submit a Question  I   Experts Panel  I   Join the Panel
February 25, 2008

How much Board Baking is too much?

Is there a guideline for up to how many times a populated board can be subjected to baking?

We are baking a board at 90C for 24 hrs, and need to rebake again with the same temp and time, we are doing this in order to rework a LGA.

K. K.

Experts Comments

This is a good question but there are missing items. Why is the board being baked in the first place? Is it being prepared for a subsequent operation and it is being baked to reduce thermal shock? Is it being baked because of experiences with delamination? This must be defined.

Any thermal excursion the board is subjected to will impact its material properties, such as the Tg, Glass transition temperature, Td – thermal decomposition characteristics. Placing the board in an oven and baking it will also impact its solderability, as it will increase the tin/lead to copper or tin to copper intermetallic growth, which will be by solid state diffusion if the solder or the tin does not get molten. Baking the board will also impact stress on the laminate material in three directions, x – y and z, which could impact the smaller vias. As the board expands in the z direction, forces will be applied to the plated through hole which could cause it to fail through cracking.

So please define the reasons for baking, find out what kind of laminate material you have, understand what its physical characteristics are, then make the decision as to what temperature to use and how long to bake the boards.

image
Leo Lambert
Vice President, Technical Director
EPTAC Corporation
At EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee.
Additional Comments
No additional comments have been submitted.

Submit a comment - Add to the discussion.

Your Name
Your Email
Company
Country
Comment
  All comments are reviewed prior to posting. We will only post a comment that includes a name and company. You will receive an email if your comments are posted.
 
Home  |  About Us  |  Advertising  |  Advertising Rates  |  Ask the Experts  |  Calendar  |  Contact Us  |  Free Subscription
Industry Forums  |  Exclusives  |  Letters  |  News  |  Press Releases  |  Viewpoint  |  White Papers

Search Category       Search Term   
To search a phrase, place it in quotes.
We search for industry news so you don't need to.

Circuitnet LLC, 22 Parkridge Road, Haverhill, MA 01835 USA
Copyright © 2012 Circuitnet.    All rights reserved.
Jeff Ferry, Publisher  | Ken Cavallaro, Business Manager

Semiconductor Packaging News - Semiconductor and advanced packaging news and information.