This was a good question and one that interested me greatly so I contacted some of the component manufacturers and found the following info from the Carsem MLP application note dated April 2002.
Thanks to Ivan Chiang of Holt who really did the legwork and provided the info below
Holt Integrated Circuits
+1 (949) 859-8800 (office)
E-Mail--ichiang@holtic.com
“There are two basic designs for PCB land pads for the MLP: Copper Defined style (also known as Non Solder Mask Defined (NSMD)) and the Solder Mask Defined style (SMD). The industry has had some debate of the merits of both styles of land pads, and although we recommend the Copper Defined style land pad (NSMD), both styles are acceptable for use with the MLP package.
NSMD pads are recommended over SMD pads due to the tighter tolerance on copper etching than solder masking. NSDM by definition also provides a larger copper pad area and allows the solder to anchor to the edges of the copper pads thus providing improved solder joint reliability.
The thermal pad (D2th) should be greater than D2 of the MLP whenever possible, however adequate clearance (Cpl > 0.15mm) must be met to prevent solder bridging. If this clearance cannot be met, then D2th should be reduced in area. The formula would be: D2TH >D2 only if D2TH < Gmin - (2 x Cpl)
Figure 3-4 is an example of a PCB Land Pattern for a 3x3-16L with an Exposed pad (D2) of 1.45mm.
|
| MLP Dimensions for 3x3-16L- Blue (Corresponding Land Pattern - Green)
Figure 3-4 |
The MLP package is thermally and electrically efficient. This is enabled by the exposed die attach pad on the under side of the package which must be soldered down to the PCB or mother board substrate.
It is good practice to minimize the presence of voids within the exposed pad inter-connection. Total elimination is difficult but the design of the exposed pad stencil is key.
Figure 4-2 shows some suggested screen print patterns. For exposed die pad sizes less than 25 mm2, a single slotted square pattern is recommended. For larger areas, a matrix of squares will minimize voids and normalize the standoff height for the exposed pad and the terminals. (If large exposed pads are screened with excessive solder, the device may "float", thus causing a gap between the MLP terminal and the pcb land metalization. See Figure 4-3.) The proposed stencil designs enables out-gassing of the solder paste during reflow as well as regulating the finished solder thickness.