Circuitnet Logo
   We search for industry news, so you don't need to.
 
Home  I  Site Map  I  News  I  Corporate News  I  Exclusives  I  Experts  I  Equipment  I  Circuitmart  I  Calendar





Ask the Experts Submit A Question  |   Index  |   Panel
February 25, 2008

How much Board Baking is too much?

Is there a guideline for up to how many times a populated board can be subjected to baking?

We are baking a board at 90C for 24 hrs, and need to rebake again with the same temp and time, we are doing this in order to rework a LGA.

K. K.

This "Ask the Experts" page has been viewed 877 times.

Ask the Experts Comments

February 25, 2008

This is a good question but there are missing items. Why is the board being baked in the first place? Is it being prepared for a subsequent operation and it is being baked to reduce thermal shock? Is it being baked because of experiences with delamination? This must be defined.

Any thermal excursion the board is subjected to will impact its material properties, such as the Tg, Glass transition temperature, Td – thermal decomposition characteristics. Placing the board in an oven and baking it will also impact its solderability, as it will increase the tin/lead to copper or tin to copper intermetallic growth, which will be by solid state diffusion if the solder or the tin does not get molten. Baking the board will also impact stress on the laminate material in three directions, x – y and z, which could impact the smaller vias. As the board expands in the z direction, forces will be applied to the plated through hole which could cause it to fail through cracking.

So please define the reasons for baking, find out what kind of laminate material you have, understand what its physical characteristics are, then make the decision as to what temperature to use and how long to bake the boards.

Leo Lambert, Vice President, Technical Director
EPTAC Corporation
leo@eptac.com

Leo LambertAt EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee, covering areas of mounting, soldering, solderability and assembly.







Home  |   About Us  |   Advertising  |   Advertising Rates  |   Archives  |   Ask the Experts  |   Calendar  |   Corporate News  |   Contact Us
Free Subscription  |   Industry Forums  |   Equipment Mart  |   Exclusives  |   Letters  |   Circuitmart  |   News  |   Site Map  |   Viewpoint  |   White Papers


Search Category       Search Term   
To search a phrase, place it in quotes.
We search for industry news so you don't need to.

Circuitnet LLC, 135 Ward Hill Avenue, Haverhill, MA 01835 USA
Copyright © 2008 Circuitnet.    All rights reserved.
Jeff Ferry, Publisher  | Ken Cavallaro, Business Manager

Visit Semiconductor Packaging News for the latest semiconductor and advanced packaging news and information.