Circuitnet Logo
   We search for industry news, so you don't need to.
 
Home  I  Site Map  I  News  I  Corporate News  I  Exclusives  I  Experts  I  Equipment  I  Circuitmart  I  Calendar





Ask the Experts Submit A Question  |   Index  |   Panel
June 25, 2007

Lead Free BGA Reflow

I want to evaluate lead-free BGA reflow capability. I have lead-free BGAs and HASL boards.

Will this give me a close approximation of what my final process will be when I spec in ENIG or IMAG boards?

J.O.

This "Ask the Experts" page has been viewed 721 times.

Ask the Experts Comments

June 25, 2007

No it may not, as you failed to mention whether or not your HASL boards are Sn/Pb or Sn100C solder leveled.

Lead-free BGAs also have to be evaluated for what type of solder balls or columns are used on the device. Different types of metallurgy will react differently with different types and amounts of solder paste. You need to know the metals which are being soldered on both the component and board to make a final decision.

The ENIG boards should solder well, but keep in mind the metal loading in the board and by this I’m driving the heat sinking effect of the inner layers, the dispersion pattern, the internal vias, etc. while developing the proper thermal profile for reflowing those particular types of components. IMAG may have shelf life issues and oxidation issues which may need to be addressed with the fluxes within the solder paste.

Although it may seem simple, there are many subtle issues which need to be addressed and evaluated to make sure the correct process parameters are developed for the product. So will it give you a close approximation of the final process, I would move very carefully as I stated the different metallurgies behave differently and need to be checked out.

Leo Lambert, Vice President, Technical Director
EPTAC Corporation
leo@eptac.com

Leo LambertAt EPTAC Corporation, Mr. Lambert oversees content of course offerings, IPC Certification programs and provides customers with expert consultation in electronics manufacturing, including RoHS/WEEE and lead free issues. Leo is also the IPC General Chairman for the Assembly/Joining Process Committee, covering areas of mounting, soldering, solderability and assembly.







Home  |   About Us  |   Advertising  |   Advertising Rates  |   Archives  |   Ask the Experts  |   Calendar  |   Corporate News  |   Contact Us
Free Subscription  |   Industry Forums  |   Equipment Mart  |   Exclusives  |   Letters  |   Circuitmart  |   News  |   Site Map  |   Viewpoint  |   White Papers


Search Category       Search Term   
To search a phrase, place it in quotes.
We search for industry news so you don't need to.

Circuitnet LLC, 135 Ward Hill Avenue, Haverhill, MA 01835 USA
Copyright © 2008 Circuitnet.    All rights reserved.
Jeff Ferry, Publisher  | Ken Cavallaro, Business Manager

Visit Semiconductor Packaging News for the latest semiconductor and advanced packaging news and information.